



POSTAL BOOK PACKAGE 2026

CONTENTS

ELECTRONICS ENGINEERING

Objective Practice Sets

Computer Organization & Architecture

1. Memory Organization and IO Organization 2 - 8
2. Data Representation 9 - 12
3. Basic Computer Organization 13 - 16
4. Central Processing Unit (CPU) 17 - 18
5. Databases 19 - 23
6. Operating System 24 - 28

Memory Organization and IO Organization

- Q.1** When an interrupt occurs, an operating system
- ignores the interrupt
 - always changes state of interrupted process after processing the interrupt
 - always resumes execution of interrupted process after processing the interrupt
 - may change state of interrupted process to 'blocked' and schedule another process
- Q.2** A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The system first accesses 100 distinct pages in some order and then accesses the same 100 pages but now in the reverse order. How many page faults will occur?
- 196
 - 192
 - 197
 - 195
- Q.3** If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?
- Width of tag comparator
 - Width of set index decoder
 - Width of way selection multiplexor
 - Width of processor to main memory data bus
- Q.4** According to temporal locality, processes are likely to reference pages that
- have been referenced recently.
 - are located at address near recently referenced pages in memory.
 - have been preloaded in memory.
 - None of these
- Q.5** A system which has a lot of crashes, data should be written to the disk, using
- Write – through
 - Write – back
 - Any one from (a) and (b)
 - Some other techniques are required and none of the above can do this.
- Q.6** The principle of locality justifies the use of
- Interrupts
 - Threads
 - DMA
 - Cache Memory
- Q.7** Consider a system with 2 level cache. Access times of level 1 cache, level 2 cache and main memory are 1 ns, 10 ns and 500 ns respectively. The hit rates of level 1 and level 2 caches are 0.8 and 0.9 respectively. What is the average access time of the system ignoring the search time within the cache?
- 13.0
 - 12.8
 - 12.6
 - 12.4
- Q.8** Consider a memory system with the following parameters :
- $$T_c = \text{Cache Access Time} = 100 \text{ ns}$$
- $$T_m = \text{Main Memory Access Time} = 1200 \text{ ns}$$
- If we would like to have effective (average) memory access time to be or more than 20% higher than cache access time, the hit ratio for the cache must at least be :
- 80%
 - 90%
 - 98%
 - 99%
- Q.9** A disc drive has an average seek time of 10 ms, 32 sectors on each track and 512 bytes per sector. If the average time to read 8 kbytes of continuously stored data is 20 ms, what is the rotational speed of the disc drive?
- 3600 rpm
 - 6000 rpm
 - 3000 rpm
 - 2400 rpm
- Q.10** In a microprocessor, the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set, but the interrupt can be delayed or rejected. Such an interrupt is
- Non-maskable and non-vectored
 - Maskable and non-vectored
 - Non-maskable and vectored
 - Maskable and vectored
- Q.11** The access time of a cache memory is 100 ns and that of main memory is 1 μ s. 80% of the memory requests are for read and others are for write.

Hit ratio for read only accesses is 0.9. A write through procedure is used. The average access time of the system for both read and write requests is

- (a) 200 ns (b) 360 ns
(c) 720 ns (d) 1100 ns

Q.12 A computer system has a 4 K word cache organized in block-set associative manner with 4 blocks per set, 64 words per block. The numbers of bits in the SET and WORD fields of the main memory address formula are respectively

- (a) 15 and 4 (b) 6 and 4
(c) 7 and 2 (d) 4 and 6

Q.13 Which of the following requires a device driver?

- (a) Register (b) Cache
(c) Main memory (d) Disk

Q.14 A disk pack contains 6 disks. Data can be read/written from both the surfaces of the disk. There are 200 tracks on each disk surface, each track is divided into 50 sectors and each sector contains 512 B. What is the total storage capacity of the disk pack (in bytes)?

- (a) $512 \times 50 \times 200 \times 12$
(b) $512 \times 50 \times 200 \times 20$
(c) $512 \times 50 \times 200 \times 6$
(d) $\frac{512 \times 50 \times 200 \times 6}{2}$

Q.15 Which of the following semiconductor memory is used for cache memory?

- (a) SRAM (b) DRAM
(c) ROM (d) PROM

Q.16 In a cache with 64-byte cache lines, how many bits are used to determine which byte within a cache line an address points to?

- (a) 16 (b) 8
(c) 6 (d) 3

Q.17 Consider a system that uses interrupt driven I/O for a particular device which has an average data transfer rate of 8 kbps. The processing of the interrupt which includes the time to jump to ISR, its execution and returning to the main program is 100 μ s. What fraction of processor time consume by the device, if the device interrupts for every 1 byte (in %)?

- (a) 80 (b) 40
(c) 20 (d) 100

Q.18 The write through procedure is used

- (a) To write on the memory directly.
(b) To write and read from memory simultaneously.

- (c) To write directly on the memory and cache whenever a hit occurs on a cache.
(d) None of the above.

Q.19 The fastest data access is provided using

- (a) Caches (b) DRAM's
(c) SRAM's (d) Registers

Q.20 Consider the following statements :

1. The processor interrupts the program currently being executed.
2. The action requested by the interrupt is performed by the ISR.
3. Interrupts are enabled and execution of the interrupted program is resumed.
4. The device raises an interrupt request.
5. The device is informed that its request has been recognized and in response, it deactivates the interrupt request signal.

Arrange the above statements meaningfully, then what should be the sequence?

- (a) 4, 5, 1, 2, 3 (b) 4, 1, 5, 2, 3
(c) 2, 4, 5, 1, 3 (d) 4, 5, 1, 3, 2

Q.21 The total size of address space in a virtual memory system is limited by

- (a) the length of MAR
(b) the available secondary storage
(c) the available main memory
(d) All of the above

Q.22 The minimum time delay between the initiations of two independent memory operations is called

- (a) Access Time (b) Cycle Time
(c) Transfer Time (d) Latency Time

Q.23 Which of the following statement(s) is/are true?

Statement 1 : The main advantage of direct mapping is that the cache hit ratio increases drastically if two or more frequently used blocks map onto same region.

Statement 2 : For two-level memory hierarchy cache and main memory, WRITE THROUGH results in more write cycles to main memory than WRITE BACK.

- (a) Only S1 (b) Only S2
(c) Only S1 and S2 (d) None of these

Q.24 A dynamic RAM has a memory cycle time of 64 nsec. It has to be refreshed 100 times per msec and each refresh takes 100 nsec. What percentage of the memory cycle time is used for refreshing?

- (a) 10 (b) 6.4
(c) 1 (d) 0.64

Codes:

- (a) Both Statement (I) and Statement (II) are individually true and Statement (II) is the correct explanation of Statement (I).
- (b) Both Statement (I) and Statement (II) are individually true but Statement (II) is not the correct explanation of Statement (I).
- (c) Statement (I) is true but Statement (II) is false.
- (d) Statement (I) is false but Statement (II) is true.

Q.36 Statement (I): A memory module presents a specific memory interface to the processor or other unit that references memory.

Statement (II): Memory module contains buffer registers for the address and data.

Q.37 Statement (I): LRU (Least Recently Used) replacement policy is not applicable to direct mapped caches.

Statement (II): A unique memory page is associated with every cache page in direct mapped caches.

Q.38 Statement (I): Most personal computers use static RAMs for their main memory.

Statement (II): Static RAMs are much faster than dynamic RAMs.

Q.39 Statement (I): Associative memory is fast memory.

Statement (II): Associative memory searches by content and not by accessing of address.

■■■■

Answers Memory Organization and IO Organization

- | | | | | | | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| 1. (d) | 2. (a) | 3. (d) | 4. (a) | 5. (a) | 6. (d) | 7. (a) | 8. (b) | 9. (b) |
| 10. (d) | 11. (b) | 12. (d) | 13. (d) | 14. (a) | 15. (a) | 16. (c) | 17. (a) | 18. (c) |
| 19. (d) | 20. (b) | 21. (b) | 22. (b) | 23. (b) | 24. (c) | 25. (a) | 26. (c) | 27. (a) |
| 28. (a) | 29. (b) | 30. (c) | 31. (c) | 32. (b) | 33. (b) | 34. (d) | 35. (a) | 36. (a) |
| 37. (d) | 38. (d) | 39. (a) | | | | | | |

Explanations Memory Organization and IO Organization

1. (d)

An interrupt is a signal from a device attached to a computer or from a program within the computer that causes the main program that operates the computer to stop and figure out what to do next. After the interrupt signal is sensed, it may change state of interrupted process to 'blocked' and schedule another process.

2. (a)

FIFO policy for page replacement used.
Access 100 distinct pages by taking some example: 2 3 4 5 6 7 8 9
So by loading it get

5		9	
4		8	
3	= 4 page fault,	7	= 4 page fault
2		6	

and now access these page in reverse so

$\underbrace{9 \ 8 \ 7 \ 6}_{\text{So no page fault for these}} \quad \underbrace{5 \ 4 \ 3 \ 2}_{\text{page fault for these}}$

9	5
8	4
7	3
6	2

4 page fault

So, total = 4 + 4 + 4 = 12 page fault

For 8 pages = $2 \times 8 - 4 = 12$

So, for n pages = $2n - 4$

So, for 100 pages = $2 \times (100) - 4 = 196$

3. (d)

Assume,

Tag	Set	Word
12	8	4
⇓ when associativity doubled		
Tag	Set	Word
13	7	4